On-chip and inter-chip networks for modeling large-scale neural systems | IEEE Conference Publication | IEEE Xplore