Loading [a11y]/accessibility-menu.js
Asynchronous biphasic pulse signal coding and its CMOS realization | IEEE Conference Publication | IEEE Xplore

Asynchronous biphasic pulse signal coding and its CMOS realization


Abstract:

An asynchronous biphasic pulse train signal representation mechanism is proposed for low bandwidth, low power sensor applications. We prove that this novel pulse coding m...Show More

Abstract:

An asynchronous biphasic pulse train signal representation mechanism is proposed for low bandwidth, low power sensor applications. We prove that this novel pulse coding method provides lossless encoding theoretically. We also present a CMOS circuit realization using the AMI 0.6 mum process. Cadence simulation results show that the reconstructed signal has 8 effective bits of resolution with less than 100 muW of total power consumption
Date of Conference: 21-24 May 2006
Date Added to IEEE Xplore: 11 September 2006
Print ISBN:0-7803-9389-9

ISSN Information:

Conference Location: Island of Kos

Contact IEEE to Subscribe

References

References is not available for this document.