

A Portable All-Digital Pulsewidth Control Loop for SOC Applications

Wei Wang, I-Chyn Wey, Chia-Tsun Wu, and An-Yeu (Andy) Wu

Graduate Institute of Electronics Engineering, and Department of Electrical Engineering,
National Taiwan University, Taipei 106, Taiwan, R.O.C.

Abstract—A cell-based all-digital PWCL is presented in this paper. To improve design effort as well as facilitate system-level integration, the new design can be developed in hardware description language (HDL) and implemented with standard-cell libraries, therefore, easily portable between technologies. In addition, a high-resolution architecture is designed to enhance pulsewidth precision. For different requirements of applications, the characteristic of scalable modulating range allows hardware decision in early stage. The proposed methodology has been proven at UMC 0.18 μ m CMOS technology. When operated at 350 MHz, the pulse width acquisition ranges from 10% to 85% with 0.9% steps.

I. INTRODUCTION

In CMOS circuit designs, great attentions must be paid to clock quality, including frequency, distribution, phase and duty cycle. Currently, phase-locked loop (PLL) or delay-locked loop (DLL) is widely utilized for clock circuitry. Precise duty cycles are often required to fit demands in modern high-speed and low-power circuit designs. Even though PLL and DLL can reach frequency multiplication and phase alignment, they cannot offer desired duty cycles of clock signal. Pulsewidth control loops (PWCLs) [1]-[4] can be used to overcome this problem. Figure 1 shows a conventional PWCL circuit.




Figure 1. A typical PWCL circuit.

The PWCLs in [1][2] were proposed to precisely adjust the output duty cycle of the multistage driver. Most PWCLs [1]-[3] are realized by analog approaches at present. However, as discussions in [2] extensive circuit simulations are usually performed to determine loop gain and loop filter. Also, an analog PWCL usually takes a long transient time to converge. Recently, a robust all-digital PWCL (ADPWCL) [4] has been introduced, where the architecture is constructed with digital circuits. However, specific circuit

blocks and custom layout of the ADPWCL are redesigned for each new technology. Thus, efforts at physical design level remain unsolved.

In order to provide fast turnaround time, a PWCL is desirable to be globally flexible to fit various system specifications, such as acquisition range, technology changes, and integrated simulations, etc. Thus, a cell-based all-digital solution for PWCL with high-resolution and scalable-acquisition-range is presented in this paper. The new ADPWCL can be described by Verilog HDL and implemented through synthesis and layout CAD tools. Based on scalable function blocks, it allows architecture decision in early stage. Also, due to cell-based feature, new ADPWCL can be incorporated into HDL-level simulation and system evaluation. A prototype design is realized at UMC 0.18 μ m technology. When operated at 350 MHz, the ADPWCL gives modulation range from 10% to 85% with 0.9% acquisition steps and simulation RMS jitter of 25ps.

II. CELL-BASED ALL-DIGITAL PWCL ARCHITECTURE




Figure 2. Proposed portable ADPWCL.

A block diagram of portable ADPWCL is shown in Figure 2. Overall system is decomposed into five main function blocks: 1) Clock Buffer providing suitable driving strengths for application circuits, 2) Digital Pulsewidth Converter (DPWC) cyclically converting the pulsewidth of CLKout into binary digits, 3) Comparator performing pulsewidth comparison and lock detection, 4) Loop Filter utilized to reduce the noise coming from the environment, and generate digital control codes of feedback control, and 5) Digital Pulsewidth Modulator (DPWM) responding for modulating pulsewidth.

To illustrate the detail circuit, the PWA consists of PWA stages as figure 6. Each of PWA stage provides 4 paths for signal propagation. Passing through the lowest path of each stage, the pulse width of clock is remained. If clock signal passes through an upper path, the pulsewidth is amplified, namely, the pulsewidth difference of adjacent paths in the same stage is equivalent to one buffer delay τ . Also, aimed at reducing pulsewidth, the PWS composed of PWS stages is depicted in figure 7. The cascaded pulsewidth increase PW_{diff} can be described in Eq. (1), where M , K are the total of PWA / PWS stages; A_{SEL} and S_{SEL} represent the control codes, respectively.




Figure 6. Scalable architecture of PWA.




Figure 7. Scalable architecture of PWS.

$$PW_{diff} = \sum_{i=0}^{M-1} [\tau A_{SEL[2i]} + 2\tau A_{SEL[2i+1]}] - \sum_{j=0}^{K-1} [\tau S_{SEL[2j]} + 2\tau S_{SEL[2j+1]}]. \quad (1)$$

A new method of improving resolution is proposed for reducing pulsewidth deviations. The main idea is using the delay difference of propagation paths. As depicted in figure 8, a few buffer capacitances are added to slightly increase wire load. Higher capacitance load induces larger signal propagation delay and the output clock pulsewidth becomes wider. Dividing each PWA / PWS coarse step into fine steps, the FTU provides precise acquisition step r . Eq. (2) represents the pulsewidth increase of FTU. The equivalence acquisition range of DPWM is expressed in Eq. (3).




Figure 8. Architecture of Fine-Tune Unit.

$$FTU_{diff} = [r F_{SEL[0]} + 2r F_{SEL[1]}]. \quad (2)$$

$$DPWM_{out} = PW_{in} + PW_{diff} + FTU_{diff}. \quad (3)$$

In addition, it is essential to fix rising edge of each stage in DPWM during control code switches. The characteristic stabilizes phase-locking in PLL and allows further cooperation of PLL in later section.

A prototype modulator, consisting of five PWA/PWS stages and one FTU stage, provides $(5*3+5*3)*3$ acquisition steps. SPICE simulations of pulsewidth modulations in two cases (PWA, PWS) are given in figure 9. The robust and linear characteristic of DPWM architecture allows simple formulation of pulsewidth. In addition to coarse steps of hundred picoseconds, FTU provides fine resolution of 30ps as figure 10.

Compared with traditional designs [1]-[4], the proposed DPWM can be constructed with common logic cells, therefore easily transferred between cell-libraries. The consistence allows the architecture very suitable for extending acquisition range and enhancing resolution. The universal architecture gives design flexibility for application specification and hardware decision in early stage.




Figure 9. Post-layout Simulations of PWA and PWS.




Figure 10. Simulations and characteristics of FTU.

III. SYSTEM APPLICATION AND VERIFICATION

An integration system is designed to verify the feasibility of the new ADPWCL. Figure 11 illustrates the on-chip communication (OCC) system configuration containing ADPLL, ADPWCL and on-chip serial transmission IPs. OCC have been actively studied to solve the scalability problem caused by popular bus-based SoC communication. As discussions in [6], serial communication is the key technology to overcome the wire complexity to make the implementation of OCC possible and practical. The main feature of the serial transmission circuits is the usage of true-single-phase pulse-triggered-based shift register, which requires a clock signal with narrow duty-cycle, 0.5ns below.

The ADPWCL dynamically controls and modulates pulsewidth while ADPLL performs operations of phase alignment and frequency synthesis. With the cooperation of ADPWCL and ADPLL, the output clock can fulfill the demands for desired clock of applications. The prototype integration design is verified and realized at UMC 0.18um IP6M CMOS technology as figure 12.




Figure 11. On-chip serial communication system.




Figure 12. Chip layout of the OCC system.

Figure 13 shows the ADPWCL converges and enters into locked state according to different program codes at 350 MHz with SPICE simulations.




Figure 13. Output waveforms with programmable duty cycles at 350MHz.

IV. COMPARISONS OF PWCL DESIGNS

Design	JSSC02 [2]	APASIC 02[3]	ISCAS05 [4]	Ours
Process	0.35um	0.18um	0.25um	0.18um
Architecture	Analog	Analog	All digital	All digital
Technique	Custom	Custom	Custom	Cell-Based
Programmable	N	Y	Y	Y
Portable	N	N	N	Y
Acquisition Range	50% (0.8GHz)	20~50% (0.4GHz)	20~80% (0.3GHz)	10~85% (0.35GHz)
Resolution	0.25 ns/V	5%	10%	0.9%

V. CONCLUSION

To meet the demands for fast turnaround time of SoC applications, a portable all-digital PWCL design is developed. The modified DPWC presents low-power and optimized-latency operations. A high-resolution DPWM is first proposed to enhance pulsewidth precision. With scalable circuit blocks and synthesizable loop controller, designers can develop ADPWCL in Verilog and save efforts significantly. When operated at 350MHz, the pulsewidth acquisition range is from 10% to 85% with 0.9 % steps. The ADPWCL design can be efficiently incorporated into modern SoC design flow due to its IP-based feature.

ACKNOWLEDGMENT

The authors thank Chip Implementation Center (CIC) for CAD tool supports and technical discussions.

REFERENCES

- [1] Fenghao Mu; Svensson, C, "Pulsewidth Control Loop in High-Speed CMOS Clock Buffers," *IEEE Journal of Solid State Circuits*, vol. 35, pp. 134-141, Feb. 2000.
- [2] Po-Hui Yang and Jinn-Shyan Wang, "Low-Voltage Pulsewidth Control Loops for SOC Applications," *IEEE Journal of Solid-State Circuits*, vol. 37, pp. 1348-1351, Oct. 2002.
- [3] Kuo-Hsing Cheng, Chia-Wei Su, Chen-Lung Wu, and Yu-Lung Lo, "A Phase-Locked PulseWidth Control Loop with Programmable Duty Cycle," *IEEE Asia-Pacific Conference on Advanced System Integrated Circuits*, pp. 84-87, Aug. 2004.
- [4] Yi-Ming Wang, Chang-Fen Hu, Yi-Jen Chen and Jinn-Shyan Wang, "An All-Digital Pulsewidth Control Loop," *IEEE International Symposium on Circuits and Systems*, pp. 1258-1261, May 2005.
- [5] Levine, P.M.; Roberts, G.W, "A calibration technique for a high-resolution flash time-to-digital converter," *IEEE International Symposium on Circuits and Systems*, vol. 1, pp. 253-256, May 2004.
- [6] I-Chyn Wey; Lung-Hao Chang; You-Gang Chen; Shih-Hung Chang; An-Yeu Wu, "A High-Speed Scalable Shift-Register Based On-Chip Serial Communication Design for SoC Applications" *IEEE International Symposium on Circuits and Systems*, pp.1074-1077, May 2005.