VLSI implementation of a sequential Monte Carlo receiver | IEEE Conference Publication | IEEE Xplore