Design methodology for hardware-efficient fault-tolerant nanoscale circuits | IEEE Conference Publication | IEEE Xplore