PLL-less clock multiplier with self-adjusting phase symmetry | IEEE Conference Publication | IEEE Xplore