Power-balanced reconfigurable floating-gate-MOS logic circuit for tamper resistant VLSI | IEEE Conference Publication | IEEE Xplore