2-level FIFO architecture design for switch fabrics in network-on-chip | IEEE Conference Publication | IEEE Xplore