A 0.13 /spl mu/m CMOS delay cell for 40 Gb/s FFE equalization | IEEE Conference Publication | IEEE Xplore