A Performance Driven Layout Compaction Optimization Algorithm for Analog Circuits | IEEE Conference Publication | IEEE Xplore