Global Interconnect Optimization in the Presence of On-chip Inductance | IEEE Conference Publication | IEEE Xplore