Design and Synthesis of a Three Input Flagged Prefix Adder | IEEE Conference Publication | IEEE Xplore