Digital Block Modeling and Substrate Noise Aware Floorplanning for Mixed Signal SOCs | IEEE Conference Publication | IEEE Xplore