A 3D-Via Legalization Algorithm for 3D VLSI Circuits and its Impact on Wire Length | IEEE Conference Publication | IEEE Xplore