CAD-Directed SEU Susceptibility Reduction in FPGA Circuits Designs | IEEE Conference Publication | IEEE Xplore