Power-delay optimization in MCML tapered buffers | IEEE Conference Publication | IEEE Xplore