Minimization of I/O Delay in the architectural synthesis of DSP data flow graphs | IEEE Conference Publication | IEEE Xplore