A 0.18-μm CMOS clock and data recovery circuit with reference-less dual loops | IEEE Conference Publication | IEEE Xplore