Leakage power optimization for clock network using dual-Vth technology | IEEE Conference Publication | IEEE Xplore