Low complexity and high throughput VLSI architecture for AVC/H.264 CAVLC decoding | IEEE Conference Publication | IEEE Xplore