Throughput maximization for wave-pipelined interconnects using cascaded buffers and transistor sizing | IEEE Conference Publication | IEEE Xplore