Frequency synthesis with arbitrary input clock rate and rational K/L multiplier ratio | IEEE Conference Publication | IEEE Xplore