Resource constrained VLSI architecture for implantable neural data compression systems | IEEE Conference Publication | IEEE Xplore