Improving the hardware utilization efficiency of partially parallel LDPC decoder with scheduling and sub-matrix decomposition | IEEE Conference Publication | IEEE Xplore