On the design of power-rail esd clamp circuit with consideration of gate leakage current in 65-nm low-voltage CMOS process | IEEE Conference Publication | IEEE Xplore