Analysis of fractional spur reduction using ΣΔ-noise cancellation in digital-PLL | IEEE Conference Publication | IEEE Xplore