An all-digital phase-locked loop for digital power management integrated chips | IEEE Conference Publication | IEEE Xplore