Low-power multiplier optimized by Partial-Product Summation and adder cells | IEEE Conference Publication | IEEE Xplore