Networks-on-chip topology optimization subject to power, delay, and reliability constraints | IEEE Conference Publication | IEEE Xplore