Parallel-processing VLSI architecture for mixed integer linear programming | IEEE Conference Publication | IEEE Xplore