ESD protection circuit for high-voltage CMOS ICs with improved immunity against transient-induced latchup | IEEE Conference Publication | IEEE Xplore