Performance-driven high-level synthesis with floorplan for GDR architectures and its evaluation | IEEE Conference Publication | IEEE Xplore