Delay analysis of sub-path on fabricated chips by several path-delay tests | IEEE Conference Publication | IEEE Xplore