Loading [MathJax]/jax/output/HTML-CSS/config.js
Dual-rail decoding of low-density parity-check codes | IEEE Conference Publication | IEEE Xplore

Dual-rail decoding of low-density parity-check codes

Publisher: IEEE

Abstract:

In this paper, a new scheduling scheme is proposed to increase the throughput of a low-density parity-check decoder by maximizing resource utilization. The operations of ...View more

Abstract:

In this paper, a new scheduling scheme is proposed to increase the throughput of a low-density parity-check decoder by maximizing resource utilization. The operations of check nodes and variable nodes are fully overlapped in the proposed scheduling to achieve maximized utilization of hardware resources, which in turn increases the throughput and reduces the overall decoding latency. Moreover, no restriction is posed on the formation of the parity check matrix. To verify the effectiveness of the proposed scheme, a series of simulations is performed for irregular random LDPC codes with considering additive white Gaussian noise channel.
Date of Conference: 30 May 2010 - 02 June 2010
Date Added to IEEE Xplore: 03 August 2010
ISBN Information:

ISSN Information:

Publisher: IEEE
Conference Location: Paris, France

References

References is not available for this document.