A technique to reduce the impact of hysterisys in ΣΔ analog to digital converters | IEEE Conference Publication | IEEE Xplore