Efficient high-throughput architectures for high-speed parallel scramblers | IEEE Conference Publication | IEEE Xplore