A 7.7mW/1.0ns/1.35V delay locked loop with racing mode and OA-DCC for DRAM interface | IEEE Conference Publication | IEEE Xplore