A VLSI architecture of cost calculation and all-zero block detection for fractional motion estimation | IEEE Conference Publication | IEEE Xplore