A compact and low power logic design for multi-pillar vertical MOSFETs | IEEE Conference Publication | IEEE Xplore