A 1-change-in-4 delay-insensitive interchip link | IEEE Conference Publication | IEEE Xplore