Spurs suppression and deterministic jitter correction in all-digital frequency synthesizers, current state and future directions | IEEE Conference Publication | IEEE Xplore
Subscribe
ADVANCED SEARCH
Conferences >2011 IEEE International Sympo...

Spurs suppression and deterministic jitter correction in all-digital frequency synthesizers, current state and future directions

PDF
Paul P. Sotiriadis
All Authors

Abstract:

All-digital frequency synthesizers are favored by modern nano-scale CMOS technologies but suffer from strong frequency spurs and timing irregularities. This paper reviews...Show More

Metadata

Abstract:

All-digital frequency synthesizers are favored by modern nano-scale CMOS technologies but suffer from strong frequency spurs and timing irregularities. This paper reviews the time-domain-correction and spurs-suppression techniques for all-digital frequency synthesizers, identifies their strengths and weaknesses and provides new research directions.
Published in: 2011 IEEE International Symposium of Circuits and Systems (ISCAS)
Date of Conference: 15-18 May 2011
Date Added to IEEE Xplore: 04 July 2011
ISBN Information:

ISSN Information:

DOI: 10.1109/ISCAS.2011.5937592
Conference Location: Rio de Janeiro, Brazil
Contents
Contact IEEE to Subscribe

References

References is not available for this document.

IEEE Account

Purchase Details

Profile Information

Need Help?

A not-for-profit organization, IEEE is the world's largest technical professional organization dedicated to advancing technology for the benefit of humanity.
© Copyright 2025 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.