A 5.4 Gb/s clock and data recovery circuit using the seamless loop transition scheme without phase noise degradation | IEEE Conference Publication | IEEE Xplore