Floorplanning driven Network-on-Chip synthesis for 3-D SoCs | IEEE Conference Publication | IEEE Xplore