Tapered-VTH CMOS buffer design for improved energy efficiency in deep nanometer technology | IEEE Conference Publication | IEEE Xplore