Evaluating on-chip interconnects for low operating frequency silicon neuron arrays | IEEE Conference Publication | IEEE Xplore