Pure nodal analysis for efficient on-chip interconnect model order reduction | IEEE Conference Publication | IEEE Xplore