Optimization of area in digit-serial Multiple Constant Multiplications at gate-level | IEEE Conference Publication | IEEE Xplore