Reliable and low-power clock distribution using pre- and post-silicon delay adaptation in high-level synthesis | IEEE Conference Publication | IEEE Xplore