Design of TETRA 2 turbo decoder with minimum memory hardware interleaver | IEEE Conference Publication | IEEE Xplore