High speed stress tolerant 1.6 V – 3.6 V low to high voltage CMOS level shift architecture in 40 nm | IEEE Conference Publication | IEEE Xplore